DS2118M Datasheet by Maxim Integrated

View All Related Products | Download PDF Datasheet
E Bfihhéfi lVI/JXI/VI Ol' — PIN CONFIGURATION m] U 1]] m] 1]] m] 11] m] 11] m] 1]] m] 1]] m] 11] m] 1]] m] 1]] m] 11] m] 1]] m] 1]] m] 11] u: 111 u: 111 u: 111 u: 111 u: 111 (V)
1 of 10 REV: 010406
FEATURES
Fully Compliant with SCSI SPI-2, SPI-3,
SPI-4, Ultra160, and Ultra320
Provides Multimode Low-Voltage
Differential/Single-Ended (LVD/SE)
Termination for Nine Signal Line Pairs
Autoselection of LVD or SE Termination
5% Tolerance on SE and LVD Termination
Resistance
Low Power-Down Capacitance of 3pF
On-Board Thermal Shutdown Circuitry
SCSI Bus Hot-Plug Compatible
Fully Supports Actively Negated SE SCSI
Signals
PIN CONFIGURATION
ORDERING INFORMATION
PART VOLTAGE
(V) TEMP RANGE PIN-PACKAGE TOP MARK*
DS2118MB 5
0°C to +70°C 36 SSOP (0.300") DS2118MB
DS2118MB+ 5
0°C to +70°C 36 SSOP (0.300") DS2118MB
DS2118MB/T&R 5 0°C to +70°C 36 SSOP (0.300")/Tape and
Reel DS2118MB
DS2118MB+T&R 5 0°C to +70°C 36 SSOP (0.300")/Tape
and Reel DS2118MB
+ Denotes a lead-free/RoHS-compliant package.
* The top mark includes a "+" on lead-free packages.
DS2118M
Ultra3 LVD/SE SCSI Terminato
r
www.maxim-ic.com
32
35
34
33
31
30
29
28
27
26
25
24
LVD
SE
R9N
R8N
R8P
HS GND
HS GND
HS GND
R7N
R7P
R6N
R9P
NC
R1P
R1N
R2N
HS GND
HS GND
R3P
R3N
R4P
R4N
R2P
SSOP
36
23
VREF
NC
TPWR
HVD
HS GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
22
21
20
19
R5P
R5N
ISO
GND
DIFF_CAP
DIFFSENSE
MSTR/SLV
R6P
DS2118M
DS2118M
2 of 10
DETAILED DESCRIPTION
The DS2118M Ultra3 LVD/SE SCSI terminator is both a low-voltage differential (LVD) and single-
ended (SE) terminator. The multimode operation enables the designer to implement LVD in current
products while allowing the end-user SE-backward compatibility with legacy devices. If the device is
connected in an LVD-only bus, the DS2118M will use LVD termination. If any SE devices are connected
to the bus, the DS2118M will use SE termination. This is accomplished automatically inside the part by
sensing the voltage on the SCSI bus DIFFSENS line.
For the LVD termination, the DS2118M integrates two current sources with nine precision resistor
strings. For the SE termination, one regulator and nine precision 110 resistors are used. Three
DS2118M terminators are needed for a wide SCSI bus.
REFERENCE DOCUMENTS
Small Computer Systems Interface (SCSI-3) SCSI Parallel Interface (SPI) Project: 0855-M, 1995
Small Computer Systems Interface (SCSI-3) SCSI Parallel Interface 2 (SPI-2) Project: 1142-M, 1998
Small Computer Systems Interface (SCSI-3) SCSI Parallel Interface 3 (SPI-3) Project: 1302-D, 1999
Small Computer Systems Interface (SCSI-3) SCSI Parallel Interface 4 (SPI-4) Project: 1365-D, 200x
Available From:
American National Standards Institute (ANSI) Phone: (212) 642-4900
Global Engineering Documents 15 Inverness Way East; Englewood, CO 80112 Phone: (800) 854-7179
DS2118M
3 of 10
FUNCTIONAL DESCRIPTION
The DS2118 combines LVD and SE termination with DIFFSENSE sourcing and detection.
A bandgap reference is fed into two amplifiers, which creates a 1.25V reference voltage and a 2.85V
reference voltage. The control logic determines which of these references will be applied to the
termination resistors. If the SCSI bus is in LVD mode, then the 1.25V reference will be used. If the SCSI
bus is in SE mode, then the 2.85V reference will be used. That same control logic will switch in/out
parallel resistors to change the total termination resistance accordingly. Finally, in SE mode the Rp pins
will be switched to ground.
The DIFFSENSE circuitry decodes trinary logic. There will be one of three voltages on the SCSI control
line called DIFFSENS. Two comparators and a NAND gate determine if the voltage is below 0.6V, above
2.15V, or in between. That indicates the mode of the bus to be HVD, SE, or LVD, respectively.
The DS2118M’s DIFF_CAP pin monitors the DIFFSENS line to determine the proper operating mode of
the device; this mode is indicated by the SE/LVD/HVD outputs. The DIFFSENSE pin can also drive the
SCSI DIFFSENS line (when MSTR/SLV = 1) to determine the SCSI bus operating mode. The DS2118M
switches to the termination mode that is appropriate for the bus based on the value of the DIFFSENS
voltage. These modes are:
LVD Mode: LVD termination is provided by a precision laser-trimmed resistor string with two
amplifiers. This configuration yields a 105 differential and 150common-mode impedance. A
fail-safe bias of 112mV is maintained when no drivers are connected to the SCSI bus.
SE Mode: When the external driver for a given signal line turns off, the active terminator will
pull that signal line to 2.85V (quiescent state). When used with an active negation driver, the
power amp can sink 22mA per line while keeping the voltage reference in regulation. The
terminating resistors maintain their 110value.
HVD Isolation Mode: The DS2118M identifies that there is an HVD (high-voltage differential)
device on the SCSI bus and isolates the termination pins from the bus.
When ISO is pulled high, the termination pins are isolated from the SCSI bus, VREF remains active, and
the bus mode indicators (SE/LVD/HVD) remain active. During thermal shutdown, the termination pins
are isolated from the SCSI bus, VREF becomes high impedance, and the bus mode indicators
(SE/LVD/HVD) remain active. The DIFFSENSE driver is shut down during either of these two events.
An internal pulldown resistor assures that the DS2118M will be terminating the bus if the ISO pin is left
floating.
To ensure proper operation, the TPWR pin should be connected to the SCSI bus TERMPWR line. As
with all analog circuitry, the TERMPWR and VDD lines should be bypassed locally. A 2.2µF capacitor
and a 0.01µF high-frequency capacitor is recommended between TPWR and ground and placed as close
as possible to the DS2118M. The DS2118M should be placed as close as possible to the SCSI connector
to minimize signal and power-trace length, thereby resulting in less input capacitance and reflections,
which can degrade the bus signals.
To maintain the specified regulation, a 4.7µF capacitor is required between the VREF pin (VREF) and
ground of each DS2118M. A high frequency cap (0.1µF ceramic recommended) can also be placed on the
DS2118M
4 of 10
VREF pin in applications that use fast rise/fall time drivers. A typical SCSI bus configuration is shown in
Figure 2.
NOTES:
1) DIFFSENS. Refers to the SCSI bus signal.
2) DIFFSENSE. Refers to the DS2118M pin name and internal circuitry capable of driving the
DIFFSENS line.
3) DIFF_CAP. Refers to the DS2118M pin name and internal circuitry relating to monitoring the
DIFFSENS line.
we» was 01mins: 9:me VREF no arms no onus use us'rwsw g...g g...g
DS2118M
5 of 10
Figure 1. DS2118M Block Diagram
TERWWR 7:an '°—t vwn l wwn Ms'wsw | comm ""59 M Mstwva I50 | 130 I s l r "we” aim DIFF_CAF VREF 20K ans 0.1 us nu! rm I mm mm l mu ”N55 [57, MSTRISLV F so I m :i | I was mac» u up i I—T r rm | 1m mm Mam/5w [so :muuuzsm ISO : | | VREF DIFF_W D1FF_W VIE! nu; i i 4.7yF 1’ =
DS2118M
6 of 10
Figure 2. SCSI Bus Configuration
VAMB
DS2118M
7 of 10
PIN DESCRIPTION
PIN NAME FUNCTION
1 VREF
Reference Voltage. 2.85V reference in SE mode and 1.25V reference in
LVD mode; must be decoupled with a 4.7µF cap.
2, 3 NC No Connection. Do not connect these pins.
4–7, 11–16,
22–25, 29–32
RxP,
RxN Signal Termination. Connect to SCSI bus signal lines.
8, 10, 26, 9,
28, 27 HS GND Heat Sink Ground. Internally connected to the mounting pad. Should
be grounded.
17 ISO
Isolation. When pulled high, the DS2118M isolates its bus pins (RxP,
FxP) from the SCSI bus.
18 GND Ground. Signal ground; 0V.
19 MSTR/SLV
Master/Slave. Mode-select for the noncontrolling terminator. When
pulled high (MSTR), the DIFFSENSE driver is enabled.
20 DIFFSENSE DIFFSENSE. Output to drive the SCSI bus DIFFSENS line.
21 DIFF_CAP
DIFFSENSE Capacitor. Connect 0.1µF capacitor for DIFFSENSE
filter. Input to detect the type of device (differential or single-ended) on
the SCSI bus.
33 SE
Single-Ended. SE output of DIFFSENSE receiver; indicates SE bus
operation.
34 LVD
Low-Voltage Differential. LVD output of DIFFSENSE receiver;
indicates LVD bus operation.
35 HVD
High-Voltage Differential. HVD output of DIFFSENSE receiver;
indicates HVD bus operation or thermal shutdown.
36 TPWR
Termination Power. Connect to the SCSI TERMPWR line and
decouple with 2.2µF capacitor.
RECOMMENDED OPERATING CONDITIONS
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
SE Mode VTPWR(SE) 4.0 5.5 V
Termpower
Voltage LVD Mode VTPWR(LVD) 2.7 5.5 V
Logic 0 VIL -0.3 +0.8 V
Logic 1 VIH 2.0
VTPWR +
0.3 V
Operating Temperature VAMB 0 70 °C
ITI’MK IH IL 0H 0L
DS2118M
8 of 10
SINGLE-ENDED CHARACTERISTICS
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
SE Termination
Resistance RSE 104.5 110 115.5 1
SE Voltage Reference VREF 2.7 3.0 V
SE Output Current lOSE 25.4 mA 2
Output Capacitance COUT 3 pF 3
LOW-VOLTAGE DIFFERENTIAL CHARACTERISTICS
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Differential Mode
Termination Resistance RDM 100 110
Common Mode
Termination Resistance RCM 110 190
Differential Mode Bias VDM 100 125 mV 4
Common Mode Bias VCM 1.125 1.375 V
DC CHARACTERISTICS
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Termpower Current ITPMR 12 mA 4
Input Leakage High IIH -1.0 µA
Input Leakage Low IIL 1.0 µA
Output Current High IOH -1.0 mA 5, 7
Output Current Low IOL 4.0 mA 6, 7
DIFFSENS SE
Operating Range VSEOR -0.3 0.5 V
DIFFSENS LVD
Operating Range VLVDOR 0.7 1.9 V
DIFFSENS HVD
Operating Range VHVDOR 2.4 VTPWR +
0.3 V
DIFFSENSE Driver
Output Voltage VDSO 1.2 1.4 V 8, 9
DIFFSENSE Driver
Source Current IDSH 5 15 mA 8, 10, 12
DIFFSENSE Driver
Sink Current IDSL 20 200 µA 8, 11
Thermal Shutdown 150 ºC 3
DS2118M
9 of 10
REGULATOR CHARACTERISTICS
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Line Regulation LIREG 1.0 2.5 %
Load Regulation LOREG 1.3 3.5 %
Current Limit ILIM 550 mA
Sink Current ISINK 200 mA
NOTES:
1) VLINE = 0V to 3V.
2) VLINE = 0.2V.
3) Guaranteed by design.
4) All lines open.
5) VOUT = 2.4V.
6) VOUT = 0.4V.
7) SE/LVD/HVD pins only.
8) MSTR/SLV = 1.
9) IDS = 0mA to 5mA.
10) VDSO = 0V.
11) VDSO = 2.75V.
12) TPWR = 5.5V.
outline infonnafion, go to www.maxim-ic.comlDallasFacklnfo m... 11: mm m min A NEW DRAWING 1/97 A DIMENSIONS D AND E1 INCLUDE MOLD MISMATCN, D HUT DO NOT INCLUDE MOLD FUSH. PNO‘TRUSIDNS 36 OR GATE BURNS. MOLD FLFSH. PROTWUSIDNS 0R W GATE BURKS SHALL NOT EXCEED 0.254 MM PEP. SIDE. T A SECTION A—A DIMENSIONS APPLY TO THE FLAT SECTIDN OF THE LEAD BETWEEN U.I3 10 0.25 MM FROM E1 E THE LEAD TIP. ” u ”I” L A THE CHAMFER ON THE HOW IS OPTIONAL IF IT IS NOT PRBENT. A VISML IT‘IDEV. FEATURE MUST BE LOCATED 1 — WITHIN THE CROSS—HATCHED AREA, e INDEX AREA SEE DETAIL A hx45’—-|—— +0,er I .. m . A SECTION A—A DIM MIN MAX A 2.44 2.64 A A1 0.12 — I b 0.29 0,43 fir— c 0.23 0.32 A1 ‘ _ D 15.201554 L 0 ‘5 E 10.11 1052 E1 740 7.60 DHAIL A e 0.50 550 h 0.25 0.7I L 0.51 1‘02 DIMENSIONS ARE IN MILLIMETERS “‘ DALLAS VI JXI VI °°°‘ "m“ E] Elmnm I I I mun. um: W m. m: MARKETING OUTLINE, 35 LEAD ssop 7.5 MM sum. .30 MM LEAD PITCH “1mm “I E III III] Mn m MI “W" "'1 F..W.E. 1/97 A 56’82007’001 A Do NOT SCALE DWG. 5m: N/A Isuzl I Dr I
DS2118M
10 of 10
Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product.
No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
© 2006 Maxim Integrated Products Printed USA
The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.
PACKAGE INFORMATION
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package
outline information, go to www.maxim-ic.com/DallasPackInfo.)

Products related to this Datasheet

IC TERM SCSI LVD/SE ULT-3 36SSOP
IC TERM SCSI LVD/SE ULT-3 36SSOP
IC TERM SCSI LVD/SE ULT-3 36SSOP
IC TERM SCSI LVD/SE ULT-3 36SSOP
IC TERM SCSI LVD/SE ULT-3 36SSOP